# A high precision write/read circuits for memristors using digital input/ output interfaces 

Ahmad A. Daoud ${ }^{\text {a,* }}$, Ahmed S. Dessouki ${ }^{\text {b }}$, Hassan Mostafa ${ }^{\mathrm{c}, \mathrm{d}}$, Rania M. Abdallah ${ }^{\text {b }}$, El-Sayed M. El-Rabaie ${ }^{e}$<br>${ }^{\text {a }}$ Suez Canal Authority, Egypt<br>${ }^{\mathrm{b}}$ Port Said University, Faculty of Engineering, Port Said, Egypt<br>${ }^{\text {c }}$ Electronics and Communications Engineering Department, Cairo University, Egypt<br>${ }^{\text {d }}$ University of Science and Technology, Nanotechnology and Nanoelectronics Program, Zewail City of Science and Technology, October Gardens, 6th of October, Giza, 12578, Egypt<br>${ }^{e}$ Electronics and Electrical Communications Dept., Faculty of Electronic Engineering, Menoufia University, Menouf, Egypt

## ARTICLE INFO

## Index Terms:

## Memristors

Memristive system
Multi-bit memory
Non-volatile memory
Read circuit
Write circuit


#### Abstract

In this paper, high precision write and read circuits for memristors are proposed. The proposed write circuit utilizes a DC voltage provided by a Digital-to-Analog Converter (DAC) to tune the memristor to a specific memristance. A feedback link is connected to read the final memristance, and determine the required decision of switching the memristance to a lower or a higher memristance value. An Analog-to-Digital Converter (ADC) is used in the read circuit to convert the read voltage to a digital word. Simulations are carried out to test the proposed write and read circuits. Industrial hardware-calibrated TSMC 130 nm CMOS technology models are used in Cadence Spectre environment simulation tool throughout all the simulations.


## 1. Introduction

The memristor is the fourth passive element that exhibits different current-voltage characteristics depending on its configurations. Several mathematical models are provided in the literature to describe the memristor behaviors. The memristor is theorized by Leon Chua [1,2], and the first memristor device is realized by HP Labs [1,3]. It is mainly characterized by its resistance (called memristance) which relates the applied flux with the flowing charge. The memristor is a contraction for memory resistor because it remembers its resistance. It has a minimum and a maximum memristances, and its memristance is bounded between these two values. In order for the memristor to have a specific memristance state, special tuning (programming) circuits are required to tune it. Consequently, the memristor is used in single-bit (having one of two memristances) and multi-bit (having one of multiple memristances) memory cells to implement high-density resistive random access memory (RRAM) arrays [4-11].

Memristors are promising devices, and accordingly many circuit applications use them due to their unique characteristics such as nonvolatility, fast switching times, high packing density and compatibility with CMOS logic. The memristors can be used in content addressable
memory (CAM) [12,13], fast reading and writing for memory circuits with low power consumption using CMOS interfaces [4], and multi-bit memristor based circuits [14-17]. In addition, circuits like relaxation oscillators [18-21] and chaotic oscillators [22-25] use memristors. The memristors also are used recently in neural networks [8,26-28]. These applications may require fine or high precision write circuit for their memristances. Many write circuits have been presented to achieve such high precision target [7,11,29-33], and these write circuits use different techniques to program the memristors.

The idea of a write circuit is to apply positive or negative voltage on the memristor's terminals to change its state from higher to lower value, or vice versa. The memristor is then read by applying a low voltage so that the change of its state is minimal. A refresh is required after successive read operations if the deviation of the final state from the initial state is high enough such that the refresh/reprogram is required, or the memristor will flip its value from ' 0 ' to ' 1 ' or from ' 1 ' to ' 0 '.

Many write circuits are presented in the literature. In Refs. [30-32], the authors use pulses with specific width and amplitude to write, read and refresh a memristor to a specific memristance state. These pulses-based write circuits need to compute the pulse width required for the memristor to reach a specific memristance state. In Refs. [11,34],

[^0]

Fig. 1. (a) The presented write circuit with two feedback voltages $\mathrm{V}_{\mathrm{f} 1}$ and $\mathrm{V}_{\mathrm{f} 2}$. (b) the circuit schematic of the comparators.
authors utilize reference resistors with many selective switches left undiscussed so that the memristance can 'latch' onto them. The use of the reference resistors is poor in terms of area since many reference resistors are needed in both write and read circuits. However, the reference resistors can be replaced by one voltage controlled resistor, or implemented by a group of series or parallel non-switching memristors. In Ref. [17], the current charged by input capacitors are used to tune the memristor, however, the write delay is long due to the used of capacitive part. The authors in Ref. [29] use a read signal of an AC source which alters the memristance during read operation, especially in case of highly asymmetric memristors (i.e., asymmetric ON and OFF switching characteristics) as the memristor tends to change faster for one type of switching.

The rest of the paper is organized as follows. In Section 2, the memristor model used in simulation and the high precision write circuit are presented. Simulation results are given in Section 3. The conclusion is provided in Section 4.

## 2. Proposed write circuit

A write circuit is proposed in this work to implement high precision write circuit without the need for external AC source, reference resistors and additional processes to calculate the applied pulse width.

The model utilized in the simulation is provided in Refs. [35,36]. This model is selected for simulation as it mimics highly asymmetric I-V characteristics, and it provides specific definitions of the extreme memristances $R_{\text {ON }}$ and $R_{\text {OFF }}$, and an explicit definition of the memristance


Fig. 2. The presented write circuit providing two feedback voltages $V_{f 1}$ and $V_{f 2}$ on two bit-lines BL and BLB.
$R_{\text {MEM. }}$. In addition, the model-defined memristance varies between the very low ON memristance and the very high OFF memristance as the model does not use a conventional threshold. The model equations are provided in (1) through (5), where the memristance $R_{\text {MEM }}(x, v(t))$ is defined by (1) and (2), the state variable derivative $d x / d t$ is defined in (3), the window function $f(x)$ is defined in (4) for both the ON and OFF switching operations respectively. The memristive state depends on the voltage $v_{\text {mem }}(t)$ as in (5).

$$
\begin{align*}
& R_{\text {MEM }}(x, v(t))=\left(R_{\text {OFF }}(1-x(t))+R_{\text {ON }} x(t)\right) \times  \tag{1}\\
& \cosh \left(b_{p} v_{\text {mem }}(t)\right), v_{\text {mem }}(t) \geq 0
\end{align*}
$$

$R_{\text {MEM }}(x, v(t))=\frac{\left(R_{\text {OFF }}(1-x(t))+R_{\text {ON }} x(t)\right)}{\cosh \left(b_{n} v_{\text {mem }}(t)\right)}, v_{\text {mem }}(t)<0$
where $x(t)$ ranges from 0 to 1 to represent the memristive state at time $t$, $b_{p}$ and $b_{n}$ are fitting parameters, and they are similar to non-traditional threshold voltages. The memristive voltage $v_{m e m}(t)$ along with the fitting parameters $c_{p}$ and $c_{n}$ control the excitation dependent function $g$ in (5). Parameters $A_{n}$ and $A_{p}$ are scaling factors, while $\alpha_{p}, S_{p}$ and $\alpha_{n}$ control the shape of the window function. A small constant $\varepsilon$ is used to prevent $f(x)$ from holding at either $x=0$ or $x=1$.
$\frac{d x}{d t}=g\left(v_{\text {mem }}(t)\right) \cdot f(x(t))+\varepsilon$
$f(x)=\left\{\begin{array}{l}\left(1-x^{2}\right)^{\alpha_{p}} \cdot\left(1-(2 x-1)^{s_{p}}\right), v_{\text {mem }}(t) \geq 0 \\ x(1-x) \exp \left(-\alpha_{n} x\right), v_{\text {mem }}(t)<0\end{array}\right.$
$g\left(v_{\text {mem }}(t)\right)=\left\{\begin{array}{l}A_{p} \sinh \left(c_{p} v_{\text {mem }}(t)\right), v_{\text {mem }}(t) \geq 0 \\ A_{n} \sinh \left(c_{n} v_{\text {mem }}(t)\right), v_{\text {mem }}(t) \geq 0\end{array}\right.$
Furthermore, the circuits are tested using the TEAM model [37], however there is a limitation in the TEAM model. For low voltages and high memristances (low memristive currents), the change in memristance is stopped by the relatively high ON and OFF threshold currents which are required to be very low for non-zero $d x / d t$. In addition, the low threshold currents result in convergence problems in the simulations.


Fig. 3. The transition between different states under high and low output voltage in the write circuit.

An analog programming write circuit is proposed as shown in Figs. 1 and 2. The main idea of the proposed circuit is to avoid the need for inverting the input voltage and hence the extra negative power supply used in the literature $[7,11,30,32,33,38]$. This circuit uses an XOR gate with W/L ratio of $4 / 0.13$ and $2 / 0.13$ for NMOS and PMOS transistors respectively, and the XOR output controls the switching of a memristor $R_{m e m}$ by selecting the ON or OFF switching paths.

The write circuit modulates the memristance of $R_{\text {mem }}$ using a constant positive DC signal $V_{i n}$ (the input voltage). Two feedback voltages $V_{f 1}$ and $V_{f 2}$ are taken from a voltage divider of two feedback resistors $R_{f 1}$ and $R_{f 2}$, and the memristor $R_{m e m}$, and then compared to $V_{i n}$. Each of these resistors is implemented using parallel memristors acting like a single memristor connected under the OFF switching and having their maximum memristances $R_{\text {OFF. }}$. The comparators used for are differential-based OTA. The circuit schematic of these comparators is shown in Fig. 1.

In Fig. 2, two memristors entitled $R_{f 1}$ are connected such that their negative terminals are linked to the supply voltage $V_{D D}(2 \mathrm{~V}$ throughout the design), while two memristors entitled $R_{f 2}$ are connected such that their positive terminals are linked to the ground. The other terminals of the four memristors are linked to the memristor under programming as shown in Fig. 2. This configuration guarantees that the four feedback memristors are not programmed by inverting the XOR gate output $V_{\text {out }}$. Another implementation for each of the feedback memristors is to use series memristors having their minimum memristances $R_{O N}$ and acting like a single memristor connected under the ON switching.

Fig. 3a shows how the write circuit works for the OFF switching. The write is performed by applying a certain value of $V_{i n}$, while $V_{i n}$ is higher or lower than the feedback voltages $V_{f 1}$ and $V_{f 2}$ respectively. If $V_{f 1}$ falls below $\mathrm{V}_{\mathrm{in}}$; at point 'a', the XOR gate provides logic high output that raises the value of $V_{f 1}$ toward $V_{i n}$. Thus, the memristor experiences high output voltage and switches towards the OFF state. When $V_{f 1}$ exceeds $V_{\text {in }}$ at point "b", $V_{\text {out }}$ becomes low which makes $V_{f 1}$ and $V_{f 2}$ exchange their values and $V_{f 1}$ reaches point "c" at which $V_{f 1}$ is lower than $V_{D D}-V_{i n}$. At this point, $V_{o u t}$ is high again, and $V_{f 1}$ rises again until it exceeds $V_{D D}-V_{i n}$ at point 'd', and then $V_{\text {out }}$ inverts to high again and raises $V_{f 1}$ toward $V_{i n}$ as $V_{f 1}$ must be higher than $V_{f 2}$.

Similarly, Fig. 3b shows how the write works for the ON switching. The write is performed by applying a specific value of $V_{i n}$, where $V_{i n}$ lies between $V_{f 1}$ and $V_{f 2}$. At point 'a', the XOR gate provides logic low output that lowers the value of $V_{f 2}$ toward $V_{i n}$. Thus, the memristor experiences low output voltage and switches towards the ON state. When $V_{f 2}$ falls

Table 1
Relation between the Input and the feedback voltages for $V_{f 1}>V_{f 2}$.

| Case <br> NO. | Input and feedback <br> voltages relation | Comparators outputs <br> $\left(V_{\text {com } 1}, V_{\text {com2 }}\right)$ | Output voltage <br> $\left(V_{\text {out }}\right)$ |
| :--- | :--- | :--- | :--- |
| 1 | $V_{\text {in }}>V_{f 1}, V_{\text {in }}>V_{f 2}$ | $V_{\text {com } 1}=1, V_{\text {com } 2}=0$ | $V_{\text {out }}=1$ |
| 2 | $V_{\text {in }}<V_{f 1}, V_{\text {in }}>V_{f 2}$ | $V_{\text {com1 }}=0, V_{\text {com2 }}=0$ | $V_{\text {out }}=0$ |
| 3 | $V_{\text {in }}<V_{f 1}, V_{\text {in }}<V_{f 2}$ | $V_{\text {com } 1}=0, V_{\text {com } 2}=1$ | $V_{\text {out }}=1$ |

Table 2
Relation between Input and feedback voltages for $V_{f 1}<V_{f 2}$.

| Case <br> NO. | Input and feedback <br> voltages relation | Comparators outputs <br> $\left(V_{\text {com } 1}, V_{\text {com } 2}\right)$ | Output voltage <br> $\left(V_{\text {out }}\right)$ |
| :--- | :--- | :--- | :--- |
| 4 | $V_{\text {in }}>V_{f 1}, V_{\text {in }}>V_{f 2}$ | $V_{\text {com } 1}=1, V_{\text {com } 2}=0$ | $V_{\text {out }}=1$ |
| 5 | $V_{\text {in }}>V_{f 1}, V_{\text {in }}<V_{f 2}$ | $V_{\text {com } 1}=1, V_{\text {com } 2}=1$ | $V_{\text {out }}=0$ |
| 6 | $V_{\text {in }}<V_{f 1}, V_{\text {in }}<V_{f 2}$ | $V_{\text {com } 1}=0, V_{\text {com } 2}=1$ | $V_{\text {out }}=1$ |



Fig. 4. A Circuit providing two complementary input voltages $V_{i n 1}$ and $V_{i n 2}$.
below $V_{\text {in }}$ at point "b", $V_{\text {out }}$ becomes high which makes $V_{f 1}$ and $V_{f 2}$ exchange their values and $V_{f 2}$ reaches point "c" at which $V_{f 2}$ is higher than $V_{D D}-V_{i n}$. At this point, $V_{\text {out }}$ is high again, and $V_{f 2}$ decrease again until it falls below $V_{D D}-V_{\text {in }}$ at point ' d ', and then $V_{\text {out }}$ inverts to low again and lowers $V_{f 2}$ towards $V_{i n}$ as $V_{f 2}$ must be higher than $V_{f 2}$.

The output of the XOR gate $V_{\text {out }}$ starts to oscillate announcing the end of programming phase and the start of latching phase in which the memristance is almost fixed at a certain value. If $V_{\text {in }}$ varies, the relations between $V_{\text {in }}$ and the feedback voltages changes and therefore $V_{\text {out }}$ changes.

Tables 1 and 2 show the relations between the input voltage and the two feedback voltages and how they control the output of the XOR gate for the ON switching and the OFF switching respectively. In case of the OFF switching, the XOR output voltage $\left(V_{\text {out }}\right)$ is high, and $V_{f 1}$ is higher than $V_{f 2}$. While, in case of the ON switching, $V_{\text {out }}$ is low, and $V_{f 1}$ is lower than $V_{f 2}$. The circuit switches the memristor to different states according to the relation among $V_{i n}, V_{f 1}$ and $V_{f 2}$.

The input voltage $V_{\text {in }}$ is one of two complementary input levels $V_{\text {in1 }}$ and $V_{\text {in2 }}$ (e.g., $V_{\text {in }}$ is replaced by $V_{i n 2}$ in Fig. 1) generated by the circuit


Fig. 5. The variation of the memristance, feedback and output signals of the write circuit.


Fig. 6. The input signals $V_{i n p}, V_{i n 1}$ and $V_{i n 2}$ of the write circuit.
shown in Fig. 4. The complementary input level $V_{\text {in2 }}$ is applied to twice the parasitic capacitance as seen by each feedback voltage at the inputs of the two comparators. A voltage-controlled resistor ( $V C R$ ) is used to implement such complementary inputs. $V C R$ is important to map from an input voltage $V_{\text {inp }}$ to the input levels $V_{\text {in1 }}$ and $V_{\text {in2 }}$, and it is implemented using an NMOS device.

Like the feedback resistors, and as shown in Fig. 4, two memristors entitled $R_{\text {in1 }}$ are connected such that their negative terminals are linked to the supply voltage $V_{D D}$, while two memristors entitled $R_{i n 2}$ are connected such that their positive terminals are linked to the ground. The
other terminals of $R_{\text {in1 }}$ and $R_{\text {in } 2}$ are linked to the VCR. Another implementation for each of the input memristors $R_{i n 1}$ and $R_{i n 2}$ is to use series memristors having their minimum memristance $R_{O N}$ and acting like a single memristor connected under the ON switching.

The use of the complementary input enhances the circuit performance affected by the parasitic capacitances which prevent the fast charging and discharging of the feedback voltages and hence the crossing between the input voltage and the feedback voltages.

The circuit in Fig. 4 allows the input level to closely follow the change of the feedback voltages giving an opportunity for crossing. In addition,


Fig. 7. The signals of the write circuit before and during the first $V_{\text {out }}$ inversion at the end of the ON switching, where (1) end of far-away crossing between falling $V_{f 2}$ and $V_{\text {in2 }}$, (2) ON switching occurs, (3) rising delay of $V_{\text {out }}$, (4) $V_{\text {out }}$ is high, $V_{f 2}$ falls, (5) OFF switching occurs, (6) early crossing to RESET $\mathrm{V}_{\text {out }}$ (Low).
the input levels $V_{i n 1}$ and $V_{i n 2}$ should change faster than $V_{f 1}$ and $V_{f 2}$ and settle at their extreme values so as to be crossed properly by $V_{f 1}$ and $V_{f 2}$. Therefore, the feedback and input resistors and the parameters of the PMOS and NMOS are selected to achieve slower charging/discharging for $V_{f 1}$ and $V_{f 2}$ and faster charging/discharging for $V_{i n 2}$ and $V_{i n 1}$.

The resistances $R_{\text {in } 1}$ and $R_{\text {in } 2}$ are selected to be lower than the half of $R_{f 1}$ and $R_{f 2}$, so that the input voltages are faster in charging and discharging than the feedback voltages which are meant to cross the input levels only by the effect of memristive switching.

## 3. Simulation results

Figs. 5 and 6 show the simulation results for the write circuit using TSMC-130nm CMOS models. Comparing the feedback voltages against $V_{\text {in2 }}$ drives the memristance to about $460 \mathrm{~K} \Omega$ for $41 \mathrm{k} \Omega$ at $V_{\text {inp }}$ of 1 and 1.5 V respectively.

In order to understand how the memristance holds at a certain value, the oscillations observed in Figs. 5 and 6 at about $1.6 \mu$ s and $2.3 \mu$ s are explained. From Fig. 1, if $V_{i n 2}$ lies between $V_{f 1}$ and $V_{f 2}$, the memristor experiences low $V_{\text {out }}$ and makes ON switching. During the ON switching, $V_{o u t}$ is low, $V_{f 1}$ is lower than $V_{f 2}$, and $V_{f 1}$ rises and $V_{f 2}$ falls toward $V_{i n 2}$. Since $V_{f 2}$ is closer to $V_{i n 2}$ than $V_{f 1}$ due to the complementary structure, $V_{f 2}$ crosses $V_{\text {in2 }}$, therefore $V_{\text {in2 }}$ becomes higher than $V_{f 2}$ as shown in Fig. 7 at t $=1.603 \mu \mathrm{~s}$. Fig. 7 shows the end of the ON switching operation as $V_{\text {out }}$ changes its state to high at $\mathrm{t}=1.6037 \mu \mathrm{~s}$ and retain its low state again at $1.6045 \mu \mathrm{~s}$ At $\mathrm{t}=1.603 \mu \mathrm{~s}, V_{i n 2}$ is higher than both $V_{f 1}$ and $V_{f 2}$ pushing the OFF switching to occur, however no OFF switching occurs until $V_{f 1}$ becomes higher than $V_{f 2}$. At $\mathrm{t}=1.6037 \mu \mathrm{~s}, V_{\text {out }}$ tends to make a transition from low to high, $V_{f 1}$ rises with $V_{o u t}$, and $V_{f 2}$ and $V_{i n 2}$ fall as shown in Fig. 7 at $\mathrm{t}=1.6038 \mu \mathrm{~s}$

In order to revert $V_{\text {out }}$ again to logic zero and mitigate the effect of the OFF switching made by high $V_{\text {out }}, V_{\text {in2 }}$ should be crossed by either $V_{f 1}$ or $V_{f 2}$ and then crossed again by any one of them. As $V_{f 1}$ rises and it is lower than $V_{\text {in2 }}$, it crosses $V_{\text {in } 2}$ at $\mathrm{t}=1.6039 \mu$ sas shown in Fig. 7, then $V_{\text {out }}$ tends to go low. Since $V_{\text {out }}$ does not make abrupt change, $V_{\text {out }}$ starts to go low lately at $\mathrm{t}=1.6044 \mu \mathrm{~s}$, and $V_{i n 2}$ and $V_{f 2}$ continue to fall. Since $V_{i n 2}$ is faster and higher than $V_{f 2}, V_{f 2}$ crosses $V_{\text {in2 }}$ at $\mathrm{t}=1.6044 \mu \mathrm{~s}$ Consequently, $V_{\text {out }}$ tends to go high again (not shown in Fig. 7).

The input level $V_{\text {in } 2}$ is constant at an extreme value during the ON switching (before any crossing occurs), then oscillation occurs as a


Fig. 8. The signals of the write circuit under a dominant OFF switching, where (1) end of far-away crossing between falling $\mathrm{V}_{\mathrm{f} 2}$ and $\mathrm{V}_{\mathrm{in} 2}$, (2) ON switching occurs due to Initial Cond. (3) $\mathrm{V}_{\text {out }}$ is high, $\mathrm{V}_{\mathrm{f} 2}$ falls, (4) OFF switching occurs, (5) late crossing to RESET $\mathrm{V}_{\text {out }}$ (Low), (6) early crossing to SET $\mathrm{V}_{\text {out }}$ again.
repeating of the waveform shown in Fig. 7. The waveform under the ON switching can be like that shown in Fig. 8 with the signals inverted, if the difference between $V_{i n 2}$ and $V_{f 1}$ is high enough (i.e., the difference between $V_{i n 2}$ and $V_{f 2}$ is low enough) for $V_{f 2}$ to make multiple crossings with $V_{i n 2}$ before a crossing between $V_{i n 2}$ and $V_{f 1}$ takes place. In Fig. 8, $V_{f 1}$ makes multiple crossings with $V_{i n 2}$ before a crossing between $V_{i n 2}$ and $V_{f 2}$ takes place as it demonstrates the OFF switching.

The OFF switching starts when $V_{i n 2}$ goes higher or lower than both $V_{f 1}$ and $V_{f 2}$ as shown in Fig. 8. Assuming $V_{i n 2}$ is driven to be higher than both $V_{f 1}$ and $V_{f 2}$ at time of $2.335 \mu \mathrm{~s}$, and an initial condition of $V_{f 2}$ being higher than $V_{f 1}$, and $V_{\text {out }}$ is low; therefore, $V_{\text {out }}$ goes high, and $V_{f 1}$ rises and $V_{f 2}$ falls until one of them crosses $V_{i n 2}$. At $2.3352 \mu \mathrm{~s}$, the difference between $V_{f 1}$ and $V_{i n 2}$ is large, this gives an opportunity for $V_{f 1}$ to exceed $V_{f 2}$ and drive the memristance towards the OFF state until the crossings between $V_{f 1}$ and $V_{f 2}$ at $2.3363 \mu$ s takes place. Since $V_{f 1}$ is compared to $V_{\text {in } 2}$ not $V_{\text {in1 }}$, the circuit flips $V_{\text {out }}$ again to logic zero after their crossing at $2.3357 \mu \mathrm{~s}$ Consequently, oscillation occurs before reaching the required memristance. The triplet shown in Fig. 8 is repeated until the memristance holds a certain state at which the difference between $V_{i n 2}$ and $V_{f 2}$ is minimal and $V_{f 1}$ and $V_{f 2}$ makes two close crossing with $V_{i n 2}$.

The faster charging and discharging speed designed for $V_{i n 2}$ and the larger values selected for the VCR under OFF switching (low charge sharing between the input levels) helps the input level $V_{\text {in2 }}$ approach its extreme values faster and to cross both $V_{f 1}$ and $V_{f 2}$ while it is inverting its states. Nevertheless, this is not the case if the memristance is low enough for the feedback voltages to change faster than the input voltages. For instance, for the case represented in Fig. 8, $V_{i n 2}$ crosses $V_{f 1}$ at $2.3357 \mu \mathrm{~s}$, and $V_{\text {out }}$ makes a transitions before $V_{\text {in2 }}$ crosses $V_{f 2}$. Since $V_{\text {in2 }}$ does not reach its extreme value ( 1.41 V ), it crosses $V_{f 1}$ at $2.3362 \mu \mathrm{~s}$ after $V_{\text {out }}$ goes


Fig. 9. The full write system.


Fig. 10. $R_{\text {mem }}$ vs $V_{i n 2}$ under the effect of bit-lines parasitic capacitances, $R_{\text {in1,2 }}=$ $200 \mathrm{~K} \Omega$, where $R_{\text {mem-p }}$ is the programmed memristance.
low. Consequently, the ON switching period is relatively short and this helps for allowing for the OFF switching.

In case of that $V_{\text {in } 2}$ starts lower than both $V_{f 1}$ and $V_{f 2}$, and $V_{\text {out }}$ is high, then $V_{f 2}$ evolves until it falls below $V_{i n 2}$, and a waveform like that shown in Fig. 7, but with inverted signals, and a switching to the OFF state takes place.

The full write system includes using of a digital to analog converter (DAC) to control the VCR as shown in Fig. 9. The DAC is a summing operational amplifier (OPAMP) with 0 and 2 V supply rails. According to the number of inputs, the precision of $V_{\text {inp }}$ is determined. In Fig. 9, BL and BLB are the bit-lines that are considered to be $V_{f 1}$ and $V_{f 2}$ while write the memristor.

The main idea of the paper is to show and focus on the precision of the tuning, hence a simply designed DAC and VCR are used. However, any other type of DAC and/or VCR can be used as an enhancement of the proposed circuit, e.g., capacitive DAC $[39,40]$ can be used instead of the resistive one.

### 3.1. Effect of bit-lines parasitic capacitances

In the write circuit, the input level $V_{\text {in2 }}$ charges after $V_{\text {out }}$ becomes low and discharges after $V_{\text {out }}$ becomes high as shown in Figs. 7 and 8. For the input levels $V_{\text {in1 }}$ and $V_{\text {in2 }}$ to be easily tracked by $V_{f 1}$ and $V_{f 2}$, the input nodes should be connected to capacitances to neutralize the effect of the parasitic bit-lines capacitances accumulated at the feedback nodes. Consequently, the charging and discharging are affected by the added capacitances that add to the parasitic capacitances of the input ports of the comparators Com 1 and Com 2. In order to analyse the effect of the parasitic capacitances, four pairs of equations; (6) through (13) are extracted from Figs. 2 and 4, where $V_{D D}$ ' and $V_{g n d}$ are the drain voltages of the access PMOS and NMOS transistors respectively. These equations represent the charging and discharging of the signal nodes at $V_{i n 2}, V_{i n 1}$, $V_{f 2}$ and $V_{f 1}$ respectively.

Equation (6) through (13) along with the derivative of state variable $d x / d t$ in (14) and (15) form a system of linear differential equations. Some simplifications are made in order to solve this system. First, $V_{D D}$ ' and $V_{g n d}{ }^{\prime}$ are considered $V_{D D}$ and zero respectively. Second, the complementary feedback voltages through consecutive charging and discharging meet at the mid-way of $V_{D D}$, i.e., $V_{D D} / 2$. Therefore, their initial values are 1 V . Third, $d x / d t$ is considered zero at its final rest value (target value).

The ten equations (i.e., (6)-(15)) should be solved several times starting from a selected initial value of $x$ with non-zero derivative and the solution is stopped when zero (so small) derivative is achieved. For the


Fig. 11. The Voltage-controlled resistance $V C R$ and the programmed memristance $R_{\text {mem-p }}$ vs. $V_{i n p}$.
best of our knowledge, and after these simplifications, these equations are so difficult to be solved, and the solving procedure is similar to a transient solution. Equations (6)-(15) neglect the parasitic wire resistances of the memory array, however wire resistors are modeled using the distributed RC model in the transient simulation. So that transient simulations are useful, however time consuming. Fig. 10 shows $R_{\text {mem }}$ vs. $V_{\text {in2 }}$ under the effect of 16 fF parasitic bit-line capacitances per column which correspond to 256 fF per column in a single-bit cell memory system. The written memristances is shown for $V_{i n 2}$ range of $0.3-1.0 \mathrm{~V}$.
$c_{B L B} \frac{d V_{i n 2}}{d t}=\frac{V_{i n 1}-V_{i n 2}}{R_{V C}}+\frac{V_{D D}^{\prime}-V_{i n 2}}{R_{\text {in } 2}}=+v e$
$c_{B L B} \frac{d V_{i n 2}}{d t}=\frac{V_{i n 1}-V_{i n 2}}{R_{V C}}+\frac{V_{g n d}^{\prime}-V_{i n 2}}{R_{i n 2}}=-v e$
$c_{B L} \frac{d V_{i n 1}}{d t}=\frac{V_{i n 2}-V_{i n 1}}{R_{V C}}+\frac{V_{D D}^{\prime}-V_{i n 1}}{R_{i n 1}}=+v e$
$c_{B L} \frac{d V_{i n 1}}{d t}=\frac{V_{i n 2}-V_{i n 1}}{R_{V C}}+\frac{V_{g n d}^{\prime}-V_{i n 1}}{R_{i n 1}}=-v e$
$c_{B L B} \frac{d V_{f 2}}{d t}=\frac{V_{f 1}-V_{f 2}}{R_{m e m}}+\frac{V_{D D}^{\prime}-V_{f 2}}{R_{f 2}}= \pm v e$
$c_{B L B} \frac{d V_{f 2}}{d t}=\frac{V_{f 1}-V_{f 2}}{R_{m e m}}+\frac{V_{g n d}^{\prime}-V_{f 2}}{R_{f 2}}=-v e$
$c_{B L} \frac{d V_{f 1}}{d t}=\frac{V_{f 2}-V_{f 1}}{R_{\text {mem }}}+\frac{V_{D D}^{\prime}-V_{f 1}}{R_{f 1}}=+v e$
$c_{B L} \frac{d V_{f 1}}{d t}=\frac{V_{f 2}-V_{f 1}}{R_{m e m}}+\frac{V_{g n d}^{\prime}-V_{f 1}}{R_{f 1}}= \pm v e$
$\frac{d x}{d t}=\left(1-x^{2}\right)^{\alpha_{p}} \cdot\left(1-(2 x-1)^{s_{p}}\right) \times$
$\sinh \left(c_{p}\left(V_{f 2}-V_{f 1}\right)\right)=+v e$
$\frac{d t}{d t}=x(1-x) \exp \left(-\alpha_{n} x\right) \cdot \sinh \left(c_{n}\left(V_{f 2}-V_{f 1}\right)\right)=-v e$
Moreover, Fig. 11 shows the relation-curves between the voltage-

(b)

Fig. 12. The summing amplifier (second stage of DAC) for $V_{D D}$ of 2 V (a) for the model in Ref. [36] (b) for the TEAM model [37]. W/L ratio for the PMOS is $4 / 0.13$, and it is $2 / 0.13$ for the NMOS transistors.
controlled resistance $V C R$ and the programmed memristance $R_{\text {mem-p }}$ against the applied input $V_{\text {inp }}$ which controls VCR. From Figs. 10 and 11, non-overlapping states should be selected to program the memristor.

In Fig. 11, the programmed states is corresponding to an input voltage range of $0.6-2.0 \mathrm{~V}$ with a space of 0.1 V to facilitate the design of the


Fig. 13. ReRAM read/write System.

DAC. Smaller values of $V_{\text {inp }}$ is used to program larger memristance, and hence the difference between the complementary voltage $V_{\text {in } 1}$ and $V_{\text {in2 }}$ is large and they need more time to be twisted giving the memristor a chance to change with a larger tolerance. Consequently, for $V_{\text {inp }}$ lower than 1.00 V , the margin of 0.1 V may be not enough to provide nonoverlapping states, therefore $V_{i n p}$ of lower than 1.00 V should not be used to program a state.

The DAC uses two stages of operations, the first one is to convert $N$ input digits to $2^{N}$ states in a digital form, and hence $N$ to $2^{N}-1$ decoder is required. Then, the $2^{N}$ states is then converted to the required values of $V_{\text {inp }}$ using a summing amplifier as shown in Fig. 12 for both memristor models in Refs. [36,37].

### 3.2. A readout scheme

To test the proposed write system, it is utilized in a ReRAM system, a $4 \times 4$ memory system is proposed as shown in Fig. 13. Write or read circuit is selected by Tune or Read Select signals. The selected circuit is connected to the two bit-lines which then are connected to the memristor memory element selected by Read Access (RA) signal.

Many read circuits are provided in literature [17,35,41], and any one of them is useful, however the one provided in Ref. [35] is utilized to test the circuit.

Figs. 14 and 15 show the pre-read circuit schematic and the readout block diagram respectively. The memory cell is connected to the bit-lines and two reading memristors $R_{r 1}$ and $R_{r 2}$. This connection provides a voltage divider which allows the stored memristance state to assign the bit-lines' voltages. An analog to digital converter is used to convert the voltage of BL or BLB to a digital output. The read access voltage $V_{r a}$ is applied to start the read process. $V_{r}$ is selected to be $V_{D D}$, and BLB is connected to an ADC's input.

The memristors ( $R_{f 1}, R_{f 2}, R_{i n 1}, R_{i n 2}, R_{r 1}$ and $R_{r 2}$ ) are implemented using on-chip memristors to be fabricated along with the memristors stack.

The values of reading memristances $R_{r 1}$ and $R_{r 2}$ are selected to be equal to $R_{f 1}$ and $R_{f 2}$ respectively, then BL and BLB lines attain same voltages as $V_{f 1}$ and $V_{f 2}$ nodes. The ADC consists of two stages; the


Fig. 14. The pre-read circuit schemtic


Fig. 15. The readout block diagram.

Table 3
Representation of stored states.

| NO. | $V$ inp | Inputs of DAC or Outputs of ADC $\left(Q_{0} \ldots\right.$.$\left.Q_{N-1}\right)$ |  | Input of Priority Encoder or Output of Comparing Stage ( $D_{0}$ .... $D_{M}$ ) |  | $V C R(\mathrm{~K} \Omega)$ | $V C R(\mathrm{~K} \Omega)$ | $R_{\text {mem-p }}(\mathrm{K} \Omega)$ | $R_{m e m-p}(\mathrm{~K} \Omega)$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Model |  | [36] | [37] | [36] | [37] | [36] | [37] | [36] | [37] |
| 1 | 2.0 |  |  |  |  | 0.371 | 0.800 | 00.750 | 00.750 |
| 2 | 1.8 | 111 |  | 1111111 |  | 0.623 | 1.380 | 1.0520 | 00.750 |
| 3 | 1.7 |  |  |  |  | 0.993 | 2.293 | 1.3012 | 00.750 |
| 4 | 1.6 |  |  |  |  | 1.869 | 6.250 | 2.1831 | 00.750 |
| 5 | 1.5 | 110 | 11 | 1111110 | 111 | 3.456 | 017.0 | 4.0739 | $\underline{00.760}$ |
| 6 | 1.4 | 101 | 10 | 1111100 | 110 | 6.033 | 040.0 | $\underline{6.6810}$ | 0095.0 |
| 7 | 1.3 | 100 |  | 1111000 |  | 10.2 | 115.0 | 11.850 | 321.27 |
| 8 | 1.2 | 011 |  | 1110000 |  | 17.04 | 163.0 | 17.479 | 262.64 |
| 9 | 1.1 | 010 | 01 | 1100000 | 100 | 28.53 | 231.0 | $\underline{25.011}$ | 0878.7 |
| 10 | 1.0 |  | 00 |  | 000 | 48.25 | 302.0 | 47.749 | 3000.0 |
| 11 | 0.9 | 001 |  | 1000000 |  | 82.69 | 395.0 | 81.522 | 3300.0 |
| 12 | 0.8 |  |  |  |  | 143.9 | 740.4 | 132.22 | 3300.0 |
| 13 | 0.7 | 000 |  | 0000000 |  | 254.8 | 668.9 | $\underline{236.23}$ | 3300.0 |
| 14 | 0.6 |  |  |  |  | 849.4 | 968.4 | 3300.0 | 3300.0 |

Table 4
Memristor Model Parameters and the Values of the feedback and input memristances.

| The Model in Ref. [36] | $R_{\text {on }}=750$ | $R_{\text {off }}=3.3 \mathrm{e} 6$ | $\varepsilon=1 \mathrm{e}-9$ |
| :---: | :--- | :--- | :--- |
|  | $A_{\mathrm{p}}=8$ | $A_{\mathrm{n}}=$ | $\alpha_{\mathrm{p}}=1$ |
|  | $\alpha_{\mathrm{n}}=-16.3$ | $b_{\mathrm{p}}=0.35$ | $b_{\mathrm{n}}=5.4$ |
|  | $c_{\mathrm{p}}=1$ | $c_{\mathrm{n}}=1.5$ | $s_{\mathrm{p}}=250$ |
| TEAM Model [37] | $R_{\text {on }}=750$ | $R_{\text {off }}=3.3 \mathrm{e} 6$ |  |
|  | $A_{\text {on }}=-2 \mathrm{e}-6$ | $A_{\text {off }}=2 \mathrm{e}-8$ | $\alpha_{\text {on }}=2$ |
|  | $\alpha_{\text {off }}=2$ | $x_{\text {on }}=0.0$ | $x_{\text {off }}=3 \mathrm{e}-9$ |
|  | $i_{\text {on }}=20 \mathrm{e}-9$ | $i_{\text {off }}=20 \mathrm{e}-9$ | $a_{\text {on }}=$ |
|  | $a_{\text {off }}=1.2 \mathrm{e}-9$ | $x_{c}=1.07 \mathrm{e}-9$ | $1.8 \mathrm{e}-9$ |
|  | $R_{f 1}=R_{f}=$ | $R_{\text {in } 1}=R_{\text {in }}=2 \mathrm{e} 5$ | $R_{r 1}=3 \mathrm{e} 5$ |
| Feedback and Input | 3 e 5 |  |  |
| Memristances | $R_{f 2}=R_{f}=$ | $R_{\text {in } 2}=R_{\text {in }}=2 \mathrm{e} 5$ | $R_{r 2}=3 \mathrm{e} 5$ |
|  | 3 e 5 |  |  |

comparator stage and a priority encoder part. The comparing stage is implemented as this used in Ref. [35].

Maximum of four different memristive states (2 bits) are distinguished by the provided readout scheme using TEAM while a maximum of eight states ( 3 bits) are distinguished using the model in Ref. [36] and they are selected according to Table 3 . Finally, the logic functions of $N$ to ( $\mathrm{M}=2^{N}-1$ ) decoder and those of the priority encoder are represented by (16) and (17) respectively, where $D_{\text {ino }}$ through $D_{\text {in2 }}$ are the digital inputs of 3-8 decoder (DAC), and $D_{0_{-} \text {out }}$ through $D_{6_{-} \text {out }}$ are the analog outputs of the decoder, while $D_{0_{-} \text {out }}$ through $D_{6_{-} \text {in }}$ are the analog inputs of 8 to 3 priority encoder (a part of the ADC) and $D_{\text {outo }}$ through $D_{\text {out } 2}$ are the digital output of the priority encoder (ADC).
$D_{0_{-} \text {out }}=D_{\text {in } 0}+D_{\text {in } 1}+D_{\text {in } 2}, D_{1_{-} \text {out }}=D_{\text {in } 0}+D_{\text {in } 1}$,
$D_{\text {out } 0}=\overline{D_{\text {6_in }}}\left(\overline{D_{4-i n} D_{2_{-} i n}} D_{1_{-i n}}+\overline{D_{4-i n}} D_{3_{-i n}}+D_{5_{-i n}}\right)+D_{7_{-i} \text {, }}$
The circuit works fine using the model in Ref. [36] and the TEAM model with parameters provided below in Table 4. The two utilized models have two completely different window function formulas. The first model is easily configured to be highly asymmetric unlike the TEAM model which has two similar window function formulas which make it hard for the TEAM model to mimic the same state derivative provided by the first model. Therefore, using of TEAM model shows more deviations in the values of the memristance $R_{\text {mem-p }}$ from the corresponding $V C R$ than the first model as shown in Figs. 10 and 11. The states selected to be programmed using the model in Ref. [36] and the TEAM model are shown in Table 3 with a maximum tolerance of $-107.83 \mathrm{k} \Omega$ at a memristance of $236.2 \mathrm{~K} \Omega$ using the model in Ref. [36] and $-60 \mathrm{k} \Omega$ at $321 \mathrm{~K} \Omega$ using the TEAM model. Furthermore, using the model in Ref. [36], an overlap is observed between the states at $V_{i n p}$ of 0.8 and 0.9 V , i.e., one of them should not be selected as a state

It is worth noting that the feedback and the input memristors shown in Figs. 2 and 4 are connected in order to mitigate their switching while the main memristor device is being programmed. Using the model in Ref. [36] and if the parameters $b_{p}$ and $b_{n}$ have non-zero values, those memristors are connected to be under ON switching operation, whereas if $b_{p}$ and $b_{n}$ have zero values, those memristors are connected to be under OFF switching operation. Furthermore, using the TEAM model, the memristors are connected to be under OFF switching operation so that their memristances are lightly deviated from their initial values.

A comparison is carried out among the proposed circuit and other circuits provided in the literature [7,29] in terms of multi-bit states that

Table 5
Comparison among different write/read circuits.

| Terms of Comparison | [29] | [7] | Proposed Circuit |
| :---: | :---: | :---: | :---: |
| Multi-bit support by original paper | Yes (up to 2 bits) | No (1 bit) | Yes (up to 3 bits) |
| Area determined by number of used transistors, diodes, capacitors and resistors for one cell | 1 Memristor, 3 Resistors, 1 Capacitor, 1 Diode, 24 MOSFETs | 2 Memristors, 1 Diode, 6 MOSFETs | 9 Memristors, 16 MOSFETs, 2 Capacitors |
| Sources for write | DC signal | DC signal | DC signal |
| Sources for read | No read scheme is provided | DC signal | DC signal |
| Average Write/Read Delay per bit (for eight selected states) | 6.64 s/No read scheme is provided | 27.5 s/29 ns | 266.5 ms ( 245 ms for the best case, 319 ms for the worst case)/ 9.5 ns ( 7.26 ns for the best case, 11.64 ns for the worst case) |
| Average Write/Read Power per bit (for eight selected states) | $17 \mathrm{~mW} /$ No read scheme is provided | $84.62 \mathrm{~mW} / 2.94 \mu \mathrm{~W}$ | $1.88 \mathrm{~mW}(1.86 \mathrm{~mW}$ for the best case, 1.89 mW for the worst case) $/ 0.916 \mu \mathrm{~W}(0.9 \mu \mathrm{~W}$ for the best case, $0.949 \mu \mathrm{~W}$ for the worst case) |
| Power-Delay Product per bit | 112.8 mJ | $2.33 \mathrm{~mJ} / 85.3 \mathrm{fJ}$ | $0.501 \mathrm{~mJ} / 8.7 \mathrm{fJ}$ |
| Used in a memory stack by original paper | No (Neither access transistors are used nor read scheme is provided) | Yes | Yes |



Fig. 16. The complete design of the provided write/read system with a total of seven building blocks (DAC, Complementary Input Circuit, Feedback Comparators, Tuning Switch, Pre-read, ADC and Memristor Cell), and 29 analog and digital signals (DAC_en, SW_en, VCR_en, Din0, Din1, Din2, D0_ out, D1_ out, D2_out, D3_ out, D4_ out, D5_in, D6_ out, Vinp, Vout, Vcom1, Vcom2, Vf1 (BL), Vf2 (BLB), Vin1, Vin2, Vra, ADC_en, D0_in, D1_ in, D2_in, D3_in, D4_ in, D5_ in, D6_ in, Dout0, Dout1 and Dout2; some signals not shown) and four resistance parameters (Rf, Rin, VCR, Rmem0). The first block is a DAC with 3 digital inputs of a prefix Din and an enable signal DAC_en. The DAC provides $V_{\text {inp }}$ as an input to the next block; Complementary Input Circuit, which is more illustrated in Fig. 4. This circuit sets the value of the VCR with the help of two extra signals; VCR_en and $V_{\text {out }}$. The third stage provides $V_{\text {out }}$ according to comparisons between the feedback voltages Vf1 and Vf2 and one of the complementary input voltages ( $V_{i n 2}$ ) provided by the former stage. A tuning switch circuit with a write-enable signal (Wr_en) connects the feedback resistors $R_{f 1}$ and $R_{f 2}$ according to the provided $V_{\text {out }}$ to provide the values of $V_{f 1}(\mathrm{BL})$ and $V_{f 2}$ (BLB). The schematic of this stage is illustrated in Fig. 2.The pre-read circuit in Fig. 14 and the ADC comprise two other blocks for which $V_{r a}$ and ADC_en are the enable signals for them respectively. The last block is the memristor cell with row access signal (RA). Switches in all blocks are shown as ideal switches for simplicity, and they are implemented using MOSFETs in the simulated schematics. The drawings inside the blocks are just to clarify the role of each block. and it gives a quick note to its internal components.
can be supported, area, average power, delay and power-delay product. The proposed circuit shows good results as compared to others as shown in Table 5.

If the feedback voltages $V_{f 1}$ and $V_{f 2}$ are deviated from the input voltages $V_{\text {in } 1}$ and $V_{\text {in } 2}$, longer time is spent or more power is consumed to tune the memristor to a specific state, and there are two corner cases. The tolerances of the feedback and the input resistors are the cause of such cases, therefore their effect should be considered. The first corner case has average errors of $2.63 \%,-0.54 \%$ and $2.75 \%$ in the write memristances, power and delay for $20 \%$ change in the feedback resistances $R_{f 1}$ and $R_{f 2}$ along with a $-20 \%$ change in the input resistances $R_{\text {in } 1}$ and $R_{\text {in2 }}$. The second corner case has average errors of $1.21 \%,-2.1 \%$ and $30.4 \%$ in the write memristances, power and delay respectively for $-20 \%$ change in the feedback resistances $R_{f 1}$ and $R_{f 2}$ along with a $20 \%$ change in the input resistances $R_{\text {in1 }}$ and $R_{\text {in2 }}$. Both cases lead to higher power-delay products.

For the read process, $+20 \%$ tolerance of the read memristances lead to -24.37 to -3.31 mV change in the read bit-line voltage, -0.01 to $-0.016 \mu \mathrm{~W}$ change in the average read power, and $0.73-2.139 \mathrm{~ns}$ change in the read delay. Furthermore, $-20 \%$ tolerance of the read memristances lead to $0.9-30.08 \mathrm{mV}$ change in the read bit-line voltage, $0.013-0.033 \mu \mathrm{~W}$ change in the average read power, and 0.07 to -2.24 ns change in the read delay.

At the first tolerance case, two overlaps occur in the input voltage range of $0.7-0.9 \mathrm{~V}$ (three states), and only two non-overlapping states should be selected. For the second tolerance case, two overlaps in the input voltage range of $0.7-1 \mathrm{~V}$ (four states) takes place, and only two nonoverlapping states should be selected. Thus, the tolerance issue excludes
one more state
Regarding the data converters, or course more power is consumed and longer delay time are spent. The DAC adds an average write power of $0.74 \mathrm{~mW} / \mathrm{bit}$ and an average write delay (conversion time) of $33.7 \mathrm{ps} / \mathrm{bit}$ with a resolution of 50 mV , whereas the ADC adds an average read power of $4.67 \mathrm{~mW} / \mathrm{bit}$ and an average read delay of $6.34 \mathrm{~ns} / \mathrm{bit}$.

### 3.3. Timing analysis

The write operation should be subject to constraints on time duration during which the write signals are applied. Specific time duration should be provided such that the write circuit adopts full switching between the extreme memristances $R_{\text {ON }}$ and $R_{\text {OFF }}$. Since the OFF switching is slower than the ON switching, the OFF switching determines the time length of the input voltage $V_{i n p}$ during the write process. Starting from (3), (18) is obtained, where $T$ is the maximum time duration require for proper writing, and since $v(t)$ equals the difference between $V_{f 1}$ and $V_{f 2}$, (18) is modified to (19). In order to evaluate the value of $T$, the left hand integral of (19) is numerically calculated at the worst case-value of $R_{M E M}=. R_{O N}$, and it gives a range from 1.3 s to 2.4 h under 2 V and 10 mV of memristive voltage respectively. The states reached using very low memristive voltages $v(t)$ should not be selected since they need longer tuning times.
$\int_{1}^{0} \frac{1}{f(x)} d x=\int_{0}^{T} g(v(t)) d t$


Fig. 17. The enable, input and output signals of the DAC (DAC_en, Din0, Din1, Din2, D0_out, D1_ out, D2_ out, D3_ out, D4_ out, D5_ out, D6_ out and Vinp respectively), and the enable signals of the Tuning Switch and VCR blocks (SW_en and VCR_en respectively).
$\int_{1}^{0} \frac{1}{f(x)} d x=A_{n} \sinh \left(c_{n}\left|V_{f 1}-V_{f 2}\right|\right) T$
All of the simulations are carried out using Cadence Virtuoso. The parameters of the used memristor's models and the values of the feedback and input memristances are represented in Table 4.

Fig. 16 shows the complete design of the provided write/read system


Fig. 18. The memory row-access signal (RA), the values of voltage nodes in the complementary-input circuit and the feedback comparing stage (Vout, Vin1, Vin2, Vcom1, Vcom2, Vf1, Vf2), and the values of four resistance parameters (Rf, Rin, VCR and Rmem0 $=$ Roff $\cdot(1-x)-x \cdot$ Ron).


Fig. 19. The enable, input and output signals of the ADC (ADC_en, D0_in, D1_ in, D2_ in, D3_ in, D4_ in, D5_ in, D6_ in, Dout0, Dout1 and Dout2 respectively), and the enable signal of the Pre-read block (Vra).
to write and read three bits (101), with a total of 29 analog and digital signals and four resistance parameters.

The whole system comprises seven building blocks (stages). The first block is a DAC with three digital inputs of a prefix Din and an enable signal DAC_en. For illustration, the DAC inputs (Din0, Din1 and Din2) are set as 101 , and it provides $V_{i n p}$ of 1.4 V as an input to the Complementary Input Circuit which is illustrated in Fig. 4. The analog outputs of the DAC (D0_out, D1_out, D2_out, D3_out, D4_out, D5_out, D6_out) are driven to be 1111100. The Complementary Input Circuit sets the value of the VCR as $6 \mathrm{~K} \Omega$ with the help of VCR_en and $V_{\text {out }}$.

The third stage provides $V_{\text {out }}$ which alternates between 0 V and 2 V according to comparisons between the feedback voltages $V_{f 1}$ and $V_{f 2}$ and one of the complementary input voltages ( $V_{i n 2}=1.27 \mathrm{~V}$ ) provided by the former stage. A tuning switch circuit with a write-enable signal (Wr_en) connects the feedback memristors $R_{f 1}$ and $R_{f 2}$; which varies between 250 and $300 \mathrm{~K} \Omega$, according to the provided $V_{\text {out }}$ to set $V_{f 1}$ (BL) and $V_{f 2}$ (BLB) as 1.2 V and 0.75 V respectively, and hence the memristor takes about 400 ms to be programmed to $6.8 \mathrm{~K} \Omega$.

The schematic of this stage is illustrated in Fig. 2. The pre-read circuit in Fig. 14 and the ADC comprise two other blocks for which $V_{r a}$ and ADC_en are the enable signals for them respectively. The last block is the memristor cell with row access signal (RA). The enable signals connects the corresponding block to $V_{D D}$ and the ground or connect the to the bitlines. The DAC inputs and the ADC outputs comprises the digital interfaces of the circuit.

The curves of all signals and resistances vs. time $t$ are shown in Figs. 17-19. The write process takes place from 0 to 3 s , and then the read process takes place in 15 ns In the first 5 ns , the values of $V_{i n p}$ and VCR are prepared by enabling DAC_en, SW_en and VCR_en and setting the digital inputs ( 3 bits) to 101 before the switching takes place. For the read phase, Vra and RA are activated forcing $V_{f 2}$ to be higher than $V_{f 1}$ as 0.75 V and 1.2 V respectively. The feedback voltages drive the analog inputs of the ADC (D0_in, D1_in, D2_in, D3_in, D4_in, D5_in, D6_in) to be 1111100, and the digital output of the complete circuit/ADC (Dout0, Dout1 and Dout2) to 101 .

Endurance of the memristor is an important physical property that indicates the shift in the memristance levels after many times of switching cycles $[42,43]$. In order to address the device endurance, experimental tests were performed using experimental tests for $\mathrm{TiO}_{2}$ and many different memristors [42-46]. The $\mathrm{TiO}_{2}$ memristor shows endurance of about $10^{10}$ [42], and still needs to be tested for other variability issues like mechanical endurance [47] as the research about this aspect is under development.

## 4. Conclusion

A write and read circuits for memristors with digital input and output interfaces have been presented. These circuits have been simulated using the industrial hardware-calibrated TSMC 130 nm CMOS technology models.

The presented write circuit has the ability to tune the memristor to any state starting from any initial state using only positive DC input voltage. Parasitic capacitances are associated to the different nodes of the write circuit giving rise to the delay of the signals during the switching operations. The write circuit compares the feedback voltages against closely chargeable and dischargeable input levels. The effect of the bitline parasitic capacitances in the memory system has been analysed using different memristor models. The final memristance states are drawn against the input voltage.

A readout schematic has been presented and simulation results have shown that the maximum number of states which are programmed into the presented highly asymmetric memristor device is four. These states have been selected carefully in order for the read circuit to distinguish among them. Furthermore, the effect of the tolerances of the feedback, the input, and the read resistors are tested with the proposed circuit. The results showed low errors in the values of the written memristances.

A comparison was conducted against some circuits found in literature and the proposed circuits showed good results in terms of power and delay values.

## Acknowledgments

This work was partially funded by ONE Lab at Zewail City of Science and Technology and at Cairo University, NTRA, ITIDA, ASRT, and NSERC.

## References

[1] L.O. Chua, Memristor-the missing circuit element," Circuit Theory, IEEE Transactions on 18 (5) (1971) 507-519.
[2] L.O. Chua, S.M. Kang, Memristive devices and systems, Proc. IEEE 64 (2) (1976) 209-223.
[3] R. Williams, How we found the missing memristor, Spectrum, IEEE 45 (12) (2008) 28-35.
[4] M.S. Qureshi, M. Pickett, F. Miao, J.P. Strachan, CMOS interface circuits for reading and writing memristor crossbar array, in: Circuits and Systems (ISCAS), 2011 IEEE International Symposium on, IEEE, 2011, pp. 2954-2957.
[5] H. Mostafa, Y. Ismail, Process variation aware design of multi-valued spintronic memristor-based memory arrays, IEEE Trans. Semicond. Manuf. 29 (2) (2016) 145-152.
[6] M. Elshamy, H. Mostafa, M.S. Said, Design considerations/insights for memristorbased memory arrays, in: Engineering and Technology (ICET), 2014 International Conference on, IEEE, 2014, pp. 1-6.
[7] M. Elshamy, H. Mostafa, Y.H. Ghallab, M.S. Said, A novel nondestructive read/write circuit for memristor-based memory arrays, IEEE Trans. Very Large Scale Integr. Syst. 23 (11) (2015) 2648-2656.
[8] D. Chabi, W. Zhao, D. Querlioz, J.-O. Klein, Robust neural logic block (NLB) based on memristor crossbar array, in: Proceedings of the 2011 IEEE/ACM International Symposium on Nanoscale Architectures, IEEE Computer Society, 2011, pp. 137-143.
[9] M. Abdallah, H. Mostafa, M. Fathy, Yield optimization of spintronic memristorbased memory arrays, in: Electronics, Circuits, and Systems (ICECS), 2015 IEEE International Conference on, IEEE, 2015, pp. 523-526.
[10] M. Abdallah, H. Mostafa, M. Fathy, Yield maximization of $\mathrm{TiO}_{2}$ memristor-based memory arrays, in: Microelectronics (ICM), 2014 26th International Conference on, IEEE, 2014, pp. 5-8.
[11] H. Kim, M.P. Sah, C. Yang, L.O. Chua, Memristor-based multilevel memory, in: Cellular Nanoscale Networks and Their Applications (CNNA), 2010 12th International Workshop on, IEEE, 2010, pp. 1-6.
[12] Y. Urata, Y. Takahashi, T. Sekine, N.A. Nayan, A low-power sense amplifier for adiabatic memory using memristor, in: Circuits and Systems (APCCAS), 2012 IEEE Asia Pacific Conference on, 2012, pp. 112-115.
[13] L. Zheng, S. Shin, S.-M.S. Kang, Memristor-based ternary content addressable memory (mTCAM) for data-intensive computing, Semicond. Sci. Technol. 29 (10) (2014) 104010.
[14] A. Emara, M. Ghoneima, M. El-Dessouky, Differential 1T2M memristor memory cell for single/multi-bit RRAM modules, in: Computer Science and Electronic Engineering Conference (CEEC), 2014 6th, IEEE, 2014, pp. 69-72.
[15] D. Fey, Using the multi-bit feature of memristors for register files in signed-digit arithmetic units, Semicond. Sci. Technol. 29 (10) (2014) 104008.
[16] S. Smaili, Y. Massoud, Differential pair sense amplifier for a robust reading scheme for memristor-based memories, in: Circuits and Systems (ISCAS), 2013 IEEE International Symposium on, IEEE, 2013, pp. 1676-1679.
[17] H. Bardareh, A.M. Hajisadeghi, H.R. Zarandi, A low-cost soft error tolerant read circuit for single/multi-level cross-point RRAM arrays, in: 2018 IEEE 24th International Symposium on On-Line Testing and Robust System Design (IOLTS), IEEE, 2018, pp. 39-40.
[18] A. Talukdar, A.G. Radwan, K.N. Salama, Time domain oscillating poles: stability redefined in memristor based Wien-oscillators, in: Microelectronics (ICM), 2010 International Conference on, IEEE, 2010, pp. 288-291.
[19] A.G. Mosad, M.E. Fouda, M.A. Khatib, K.N. Salama, A.G. Radwan, Improved memristor-based relaxation oscillator, Microelectron. J. 44 (9) (2013) 814-820.
[20] M.E. Fouda, A.G. Radwan, K.N. Salama, Effect of boundary on controlled memristor-based oscillator, in: Engineering and Technology (ICET), 2012 International Conference on, IEEE, 2012, pp. 1-5.
[21] M.A. Zidan, H. Omran, A.G. Radwan, K.N. Salama, Memristor-based reactance-less oscillator, Electron. Lett. 47 (22) (2011) 1220-1221.
[22] G. Wang, S. Zang, X. Wang, F. Yuan, H.H.-C. Iu, Memcapacitor model and its application in chaotic oscillator with memristor, Chaos: An Interdisciplinary Journal of Nonlinear Science 27 (1) (2017), 013110.
[23] A. Talukdar, A.G. Radwan, K.N. Salama, Non linear dynamics of memristor based 3rd order oscillatory system, Microelectron. J. 43 (3) (2012) 169-175.
[24] M. Itoh, L.O. Chua, Memristor oscillators, International Journal of Bifurcation and Chaos 18 (11) (2008) 3183-3206.
[25] W. Guang-Yi, H. Jie-Ling, Y. Fang, P. Cun-Jian, Dynamical behaviors of a TiO2 memristor oscillator, Chin. Phys. Lett. 30 (11) (2013) 110506.
[26] G. Zhang, Y. Shen, Q. Yin, J. Sun, Passivity analysis for memristor-based recurrent neural networks with discrete and distributed delays, Neural Netw. 61 (2015) 49-58.
[27] M.-F. Chang, et al., A 0.5 V 4 Mb logic-process compatible embedded resistive RAM (ReRAM) in 65 nm CMOS using low-voltage current-mode sensing scheme with 45 ns random read time, in: Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2012 IEEE International, IEEE, 2012, pp. 434-436.
[28] I.E. Ebong, P. Mazumder, CMOS and memristor-based neural network design for position detection, Proc. IEEE 100 (6) (2012) 2050-2060.
[29] R. Berdan, T. Prodromakis, C. Toumazou, High precision analogue memristor state tuning, Electron. Lett. 48 (18) (2012) 1105-1107.
[30] S.N. Truong, K. Van Pham, W. Yang, S. Shin, K. Pedrotti, K.-S. Min, New pulse amplitude modulation for fine tuning of memristor synapses, Microelectron. J. 55 (2016) 162-168.
[31] S. Shin, K. Kim, S. Kang, Memristor applications for programmable analog ICs, Nanotechnology, IEEE Transactions on 10 (2) (2011) 266-274.
[32] F. Alibart, L. Gao, B.D. Hoskins, D.B. Strukov, High precision tuning of state for memristive devices by adaptable variation-tolerant algorithm, Nanotechnology 23 (7) (2012), 075201.
[33] S.F. Nafea, A.A. Dessouki, S. El-Rabaie, B.E. Elnaghi, Y. Ismail, H. Mostafa, AreaEfficient read/write circuit for spintronic memristor based memories, in: 2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS), 2017, pp. 1544-1547.
[34] W. Yi, et al., Feedback write scheme for memristive switching devices, Appl. Phys. Mater. Sci. Process 102 (4) (2011) 973-982.
[35] A.A.D. Daoud, A.A.S. Dessouki, S. Mohamed, Quantitative analysis of memristance defined exponential model for multi-bits titanium dioxide memristor memory cell, Adv. Electr. Comput. Eng. 16 (2) (2016) 75-84.
[36] A.A. Daoud, A.S. Dessouki, S.M. Abuelenin, An accurate memristor model based on a novel definition of memristance," in Microelectronics (ICM), in: 2016 28th International Conference on, IEEE, 2016, pp. 61-64.
[37] S. Kvatinsky, E.G. Friedman, A. Kolodny, U.C. Weiser, TEAM: threshold adaptive memristor model," Circuits and Systems I: regular Papers, IEEE Transactions on 60 (1) (2013) 211-221.
[38] S. Shin, K. Kim, S.-M. Kang, Memristor applications for programmable analog ICs, IEEE Trans. Nanotechnol. 10 (2) (2011) 266-274.
[39] M. Savitha, R.V.S. Reddy, 14-bit low power successive approximation ADC using two step split capacitive array DAC with multiplexer switching, in: 2018 Second International Conference on Advances in Electronics, Computers and Communications (ICAECC), IEEE, 2018, pp. 1-4.
[40] S.-m. Lee, J.E. Kim, D.-H. Yoon, K.-H. Baek, Energy-efficient spread second capacitor capacitive-DAC for SAR ADCs, in: 2016 International SoC Design Conference (ISOCC), IEEE, 2016, pp. 117-118.
[41] H. Hossam, M. El-Dessouky, H. Mostafa, Time-based read circuit for multi-bit memristor memories, in: 2018 7th International Conference on Modern Circuits and Systems Technologies (MOCAST), IEEE, 2018, pp. 1-4.
[42] C.-H. Cheng, P. Chen, Y. Wu, F. Yeh, A. Chin, Long-endurance nanocrystal \$\hbox $\{\mathrm{TiO}\}_{~}\{2\}$ \$ resistive memory using a TaON buffer layer, IEEE Electron. Device Lett. 32 (12) (2011) 1749-1751.
[43] B. Chen, et al., Endurance degradation in metal oxide-based resistive memory induced by oxygen ion loss effect, IEEE Electron. Device Lett. 34 (10) (2013) 1292-1294.
[44] D. Ielmini, S. Balatti, Z.-Q. Wang, S. Ambrogio, Variability and cycling endurance in nanoscale resistive switching memory, in: 2015 IEEE 15th International Conference on Nanotechnology (IEEE-NANO), IEEE, 2015, pp. 124-127.
[45] S. Balatti, et al., Voltage-controlled cycling endurance of HfO x-based resistive switching memory, IEEE Trans. Electron Devices 62 (10) (2015) 3365-3372.
[46] S. Tappertzhofen, E. Linn, U. Böttger, R. Waser, I. Valov, Nanobattery effect in RRAMs-implications on device stability and endurance, IEEE Electron. Device Lett. 35 (2) (2013) 208-210.
[47] Z. Wang, H. Xu, X. Li, X. Zhang, Y. Liu, Y. Liu, Flexible resistive switching memory device based on amorphous InGaZnO film with excellent mechanical endurance, IEEE Electron. Device Lett. 32 (10) (2011) 1442-1444.


[^0]:    * Corresponding author.

    E-mail address: hmostafa@uwaterloo.ca (H. Mostafa).
    https://doi.org/10.1016/j.mejo.2019.104694
    Received 19 January 2019; Received in revised form 23 December 2019; Accepted 23 December 2019
    Available online 28 December 2019
    0026-2692/© 2019 Elsevier Ltd. All rights reserved.

