

Design Trade-offs for Neural Stimulators optimization

Ali H. Hassan[†], Ziad E. Mohamed[†], Ahmed E. Fahmy[†], Hassan Mostafa^{†‡}, and Ahmed M. Soliman[†]

[†]Electronics and Communications Engineering Department, Cairo University, Giza 12613, Egypt

[‡]Nanotechnology and Nanoelectronics Program, Zewail City of Science and Technology, October Gardens, 6th of October, Giza 12578, Egypt

Email: ali.h.hassan@ieee.org, ziad.e.mohamed@outlook.com, ahmed.e.fahmy@outlook.com, hmostafa@uwaterloo.ca, and asoliman@ieee.org

Abstract—Recently, electrical stimulation has been widely used for biomedical applications, such as cardiac pacemaker, cochlear implant, muscle exercising, vision restoration, and seizure suppression. This paper presents two compact and power-efficient optimized neural stimulators for seizure suppression. These neural stimulators compromise between various design trade-offs such as adaptability with the load variations, multi-waveform generation for different seizures suppression, power efficiency, and linearity issues. The first design is an adaptable closed-loop current stimulator with a bipolar electrode, while the other design is a multi-waveform open-loop current stimulator with a unipolar electrode. Finally, the first design optimizes the power consumption to 429.68 μW and occupies 0.11 mm^2 . However, the second design achieves a high-power efficiency equals 96.47 % and occupies 0.015 mm^2 . Both stimulators are implemented using UMC 0.13 μm CMOS technology.

Index Terms—neural stimulator, current stimulator, seizure suppression, adaptable stimulator, multi-waveform generation, exponential stimulator.

I. INTRODUCTION

Nowadays, electrical stimulation attracts a lot of researchers, since it provides a safe treatment option for people with neurological conditions such as Parkinson's disease and Epilepsy [1], [2]. Typically, an implantable neural recording and stimulation system-on-chip (SoC) consists of three main blocks as follows: 1) a detector for neural recording, 2) a signal processor for detection and prediction, and 3) a stimulator to stimulate neurons with the proper current waveform [3]. The basic stimulator circuit consists of a digital-to-analog converter (DAC) and an output driver for generating the stimulus current.

In current-mode stimulation (CMS), the DAC output is converted into a stimulus current via a voltage-to-current converter (V/I). The V/I circuit requires a high output impedance, to resist any variations in the load impedance [4]. Moreover, the amount of charge supplied per stimulus is easily manipulated. Since the injected charge (Q) in tissue is expressed as follows:

$$Q = I \times T \quad (1)$$

Where I is the current amplitude which lasts for a period T . Moreover, controlling the injected charge amount with linear steps makes the neural stimulation safer. However, the degradation of the power efficiency is the major drawback of the CMS [4]. The stimulus current waveform can be

either monophasic or biphasic [5], [6]. The monophasic is a unidirectional pulse that can be either positive or negative while the biphasic is a bidirectional pulse. This biphasic pulse is formed of an anodic pulse followed by a cathodic pulse with definite intervals of time. Based on the time intervals, the stimulation pulses can be either charge balanced [7] or charge imbalanced [5].

This paper aims to design an on-chip electrical stimulator that compromises between the output linearity and the power efficiency while maintaining the minimum power consumption. Moreover, two different design approaches are presented. The first design is an adaptable high-voltage stimulator with wide load impedance variations using standard CMOS technology and an updated version of Pelliconi charge pump to reduce the implementation area. However, the second design is a low-power multi-waveform current stimulator that multiplexes between the most common waveforms (rising exponential, falling exponential, and rectangular) while achieving a high-power efficiency.

The rest of the paper is organized as follows. Design and analysis for both stimulator designs are discussed in Section II, while the simulation results as well as the circuit layout are presented in Section III. Finally, a conclusion is drawn in Section IV.

II. NEURAL STIMULATOR ARCHITECTURES

A. Adaptable High-Voltage Current Stimulator

The proposed stimulator design adapts the supply voltage (V_{DD}) based on the load impedance variations. Fig. 1 portrays the proposed closed-loop stimulator that adopts an H-bridge circuit topology similar to [8], [9], [10]. This adaptable stimulator uses a current controller (Anodic/Cathodic) to generate the control signals for a digitally controlled oscillator (DCO). Based on the DCO output frequency, the supply voltage for both the anodic and cathodic high-voltage output driver varies to adapt with the electrode impedance variations. When the electrode impedance increases, the output current decrease compared to a reference value. Therefore, the current controller enables DCO to increase the output frequency of the proposed charge pump circuit.

The charge pump circuit is used to step-up the input voltage to generate higher supply voltages. This enables the stimulator




Fig. 1. Proposed Adaptable High-Voltage Current Stimulator

to cope with the load impedance variations while maintaining a constant output current. Fig. 2 (a) shows a Pelliconi charge pump [11], [12] that is implemented using NMOS and PMOS switches utilizing two non-overlapping clock signals (CLK and CLKB). Moreover, Pelliconi charge pump achieves a high-power efficiency, but it requires a large layout area to eliminate the source-body effect. Hence, a modified version of Pelliconi charge pump is proposed in Fig. 2 (b), where the PMOS devices are replaced by diode-connected NMOS transistors which have less threshold voltage (V_T) to achieve a better efficiency [13].




Fig. 2. (a) One Stage Pelliconi Charge Pump (b) Proposed NMOS-Based Charge Pump

The charge pump control circuit consists of two main parts: the current controller and DCO circuit. The current controller is highlighted in Fig. 1 by a red box consisting of a current mirror and simple I/V converter circuit with a low-power comparator [14]. The DCO circuit varies frequency based on the output of the current controller. Correspondingly, the charge pump efficiency varies with the load impedance variations from 44% to 67%.

B. A Low-Power Multi-Waveform Current Stimulator

This low-power current stimulator generates different waveforms (i.e., rising exponential, falling exponential, and rectangular) for different seizures suppression with emphasis on achieving a high-power efficiency. The proposed stimulator, shown in Fig. 3, operates in the subthreshold region to achieve high-power efficiency with low-power consumption. A new switching scheme technique is proposed between rising and falling ramp generators to reduce area, hence decrease power consumption. Moreover, the stimulator circuit utilizes a 4-bit binary weighted DAC to control the output current amplitude with gain boosting to increase the output resistance [15].




Fig. 3. Proposed Low-Power Multi-Waveform Current Stimulator

Starting from the I-V characteristics of the NMOS transistor operating in the subthreshold domain where $V_{GS} < V_T$, the output exponential stimulus current is achieved through the following equation [16]:

$$I_{DS} = I_{D0} \frac{W}{L} e^{\left(\frac{V_G}{\eta V_T}\right)} \quad (2)$$

Where I_{D0} is a technology parameter, η is a slope factor approximately equals to unity, V_T is the threshold voltage of NMOS transistor, V_G is the gate voltage, and $\frac{W}{L}$ is the aspect ratio of the transistor. Moreover, the rising exponential waveform is produced by applying the rising ramp voltage to the gate of an NMOS transistor biased in the subthreshold region. The achieved rising exponential current is more efficient than other design in [17].

Based on the control signals of the transistors (M1, M2, M3, and M4): the stimulator output current amplitude varies. The following equations explain the different waveforms generation as follows [15]:

$$I_{stim} = I_{D0} [M1 + 2M2 + 4M3 + 8M4] \frac{W}{L} e^{\frac{V_{rise}}{\eta V_T}} \times [u(t) - u(t - T_{rise})] \quad (3)$$

$$I_{stim} = I_{D0} [M1 + 2M2 + 4M3 + 8M4] \frac{W}{L} e^{\frac{V_{fall}}{\eta V_T}} \times [u(t) - u(t - T_{fall})] \quad (4)$$

$$I_{stim} = I_{Do}[M1 + 2M2 + 4M3 + 8M4] \frac{W}{L} e^{\frac{V_{rect}}{\eta V_T}} \times [u(t) - u(t - T_{rect})] \quad (5)$$

Where T_{rise} , T_{fall} , and T_{rect} are the time duration of the rising, falling, and rectangular stimulation current waveforms, respectively.

For a rising ramp generator, shown in Fig. 3 (a), a simple current integrator is designed with buffered single ended OTA to maintain a stable output voltage during the required cycle duration that is given by the following equation:

$$V_{rise} = V_{offset} + \frac{I_{bias} t}{C} \quad (6)$$

Where V_{rise} is the rising ramp voltage, V_{offset} is the offset voltage, I_{bias} is the biasing current, and C is the charging capacitor. The circuit mechanism works as follows: first, ϕ_{rise} is high so the biasing current will charge the capacitor at time t . Then, ϕ_{rise} is low. Hence, the capacitor will have an offset voltage till next cycle. Similarly, the falling ramp generator, shown in Fig. 3 (b), follows the same circuit mechanism as the rising ramp generator where ϕ_{fall} is low, the capacitor is floating and has an offset voltage. Then, ϕ_{fall} turns high, so the capacitor discharges where the output voltage of the falling ramp voltage (V_{fall}) is expressed as follows:

$$V_{fall} = V_{fall} - \frac{I_{bias} t}{C} \quad (7)$$

Finally, the offset voltage is maintained to be lower than the threshold voltage to ensure that the transistors are operating in the subthreshold region. Also, the charging/discharging duration depends on the required pulse width of the output current.

As shown in Fig. 3 (c), the proposed stimulator shares the same OTA circuit for both the rising ramp and the falling ramp to reduce the static power hence increase the circuit efficiency. Moreover, the output stage is formed by V/I converter biased in the subthreshold region as described before. In addition, the designed OTA is based on a simple current-based single-ended topology. The proposed stimulator reduces the power consumption through the discontinuous switching between the multiple input waveforms.

III. CIRCUIT LAYOUT AND POST-LAYOUT SIMULATION RESULTS

In this section, both neural stimulators are implemented and simulated using UMC 0.13 μm CMOS technology. The circuit layout, shown in Fig. 4, shows the proposed neural stimulators with highlighting on the main design blocks. Here are brief highlights of the proposed neural stimulator designs:

- Both designs are optimized on gate level through setting a more accurate aspect ratio to achieve a lower power consumption.
- For the adaptable high-voltage current stimulator, a new charge pump circuit is proposed for higher power efficiency with less implementation area based on NMOS

switches only. Besides, the proposed circuit layout doesn't require a triple-well technology like other designs introduced in [8], [9].

- For the low-power multi-waveform current stimulator, a new architecture is proposed based on OTA sharing between multiple inputs (rising/falling ramps) for reducing the power consumption as well as the layout area.




Fig. 4. Chip Layout for Both Stimulators

In Fig. 5, the biphasic output current of the adaptable high-voltage current stimulator versus the electrode impedance is shown. Based on the DCO output frequency, the adaptable stimulator copes with the electrode impedance variations from 24 $\text{K}\Omega$ till 150 $\text{K}\Omega$ while the output current varies at the worst case by $\pm 13\%$ with $\pm 10\%$ supply variations and the temperature varies from -40°C till 85°C .





Fig. 5. Output Stimulation Current Versus Electrode Impedance Variations of Proposed Adaptable Stimulator

In Fig. 6 (a), the output current of the proposed low-power multi-waveform current stimulator is shown with different amplitudes. Besides, the output current amplitude varies from 0.001 mA till 1mA with an input pulse frequency equals 10 KHz. Moreover, the stimulator power efficiency (PE) of the proposed stimulator equals to 96.47 % where it is calculated based on the classical law of efficiency for a single current channel given by the following equation [18]:


TABLE I
PERFORMANCE SUMMARY BETWEEN THIS WORK AND DIFFERENT NEURAL STIMULATORS

	[8]	[9]	[10]	[15]	Adaptable	Multi-Wave
Technology (μm)	0.35	0.35	0.065	0.18	0.13	0.13
Area (mm^2)	0.7	0.3	2	N/A	0.11	0.015
Supply Voltage (V)	3.3V	3.3V	2.5	1.8/3.3	3.3	1.8/3.3
Current Range (mA)	0.04	0.03	0.05-2	0-1	0.03	0.001-1
Stimulation Type	Biphasic	Biphasic	Biphasic	Monophasic	Biphasic	Monophasic
Load Impedance	(10-300)K Ω + 1 μF	(24-200)K Ω	20K Ω + 0.02 μF	1K Ω + 1 μF	(24-150)K Ω + 0.2 μF	1K Ω + 1 μF
Static Power (mW)	≤ 1.4	≤ 0.56	0.3	0.0232	≤ 0.43	0.0124
Efficiency (%)	N/A	N/A	N/A	94.7	N/A	96.47

$$PE = \frac{I_{stim} \times V_{load}}{P_{static} + I_{stim} \times V_{DDH}} \quad (8)$$



(a) Output Stimulation Current Waveforms



(b) Control Signals Waveforms

Fig. 6. Transient Simulation Waveforms of Proposed Multi-Waveform Stimulator

In Fig. 6 (b), the control signals (rise ramp, rectangular, fall ramp, and shared OTA control) for the proposed low-power multi-waveform current stimulator are shown. The output changes its rate every 100 μsec .

A Monte-Carlo analysis, shown in Fig. 7, is performed over 1000 samples on biasing current source to ensure the proper operation of the multi-waveform stimulator. The mean value (μ) equals 477 nA, while the standard deviation (σ) corre-




Fig. 7. Monte-Carlo Analysis for Generated I_{bias}

sponds to 6%. Moreover, the output current of the stimulator varies by $\pm 15\%$ across PVT.

Finally, Table I shows a detailed comparison between this work and the recently published work presented in [9], [8], [10], and [15]. The proposed stimulator circuits provide good results compared to other work in the literature, especially for the power consumption reduction. It is obvious from Table I that the power consumption of the proposed adaptable stimulator circuit is lower than that in [8] and [9] by factors of 1.3X and 3X, respectively. Moreover, the multi-waveform stimulator reduces power consumption by 1.9X with slight PE improvement of 2%.

IV. CONCLUSION

In this paper, two compact designs for neural stimulation with a high-power efficiency are presented. Both stimulators address the different design trade-offs (i.e., linearity, power efficiency, electrode polarity, load adaptability, and multi-waveform). A biphasic adaptable high-voltage neural stimulator that operates at 3.3V and occupies 0.11 mm^2 is introduced as well as a unipolar high-efficiency multi-waveform that operates at 1.8/3.3V and occupies 0.015 mm^2 .

ACKNOWLEDGMENT

This work was supported by the Egyptian Information Technology Industry Development Agency (ITIDA) under ITAC Program CFP # 96.

REFERENCES

- [1] A. El-Attar, S. Ahmed, Y. Abdelkader, M. Badran, A. H. Hassan, and H. Mostafa, "A comparative analysis of optimized cmos neural amplifier," pp. 107–110, Dec 2015.
- [2] A. H. Hassan, H. Mostafa, Y. Ismail, and A. M. Soliman, "A low-power high-efficiency inductive link power supply for neural recording and stimulation system-on-chip," *Journal of Low Power Electronics*, vol. 14, no. 1, pp. 129–139, 2018.
- [3] C.-Y. Lin and M.-D. Ker, "Overview of on-chip stimulator designs for biomedical applications," *Journal of Neuroscience and Neuroengineering*, vol. 1, no. 2, pp. 204–212, 2012.
- [4] V. K. Khanna, *Neural Stimulation and Charge Balancing Approaches*. Springer, 2016.
- [5] D. R. Merrill, M. Bikson, and J. G. Jefferys, "Electrical stimulation of excitable tissue: design of efficacious and safe protocols," *Journal of neuroscience methods*, vol. 141, no. 2, pp. 171–198, 2005.
- [6] A. Wongsarnpigoon and W. M. Grill, "Energy-efficient waveform shapes for neural stimulation revealed with a genetic algorithm," *Journal of neural engineering*, vol. 7, no. 4, p. 046009, 2010.
- [7] K. Sooksood, T. Stieglitz, and M. Ortmanns, "An active approach for charge balancing in functional electrical stimulation," *IEEE Transactions on Biomedical Circuits and Systems*, vol. 4, no. 3, pp. 162–170, 2010.
- [8] C.-Y. Lin, W.-L. Chen, and M.-D. Ker, "Implantable stimulator for epileptic seizure suppression with loading impedance adaptability," *IEEE transactions on biomedical circuits and systems*, vol. 7, no. 2, pp. 196–203, 2013.
- [9] W.-L. Chen, C.-Y. Lin, and M.-D. Ker, "Design of stimulus driver to suppress epileptic seizure with adaptive loading consideration," *2010 International Symposium on Next-Generation Electronics (ISNE)*, pp. 9–12, 2010.
- [10] E. Pepin, J. Uehlin, D. Micheletti, S. I. Perlmutter, and J. C. Rudell, "A high-voltage compliant, electrode-invariant neural stimulator front-end in 65nm bulk-cmos," *42nd European Solid-State Circuits Conference (ESSCIRC'2016)*, pp. 229–232, Sept 2016.
- [11] R. Pelliconi, D. Iezzi, A. Baroni, M. Pasotti, and P. L. Rolandi, "Power efficient charge pump in deep submicron standard cmos technology," *IEEE Journal of Solid-State Circuits*, vol. 38, no. 6, pp. 1068–1071, June 2003.
- [12] A. H. Hassan, E. M. Hamed, E. Badr, O. Elsharqawy, T. Ismail, S. R. I. Gabran, Y. Ismail, and H. Mostafa, "A vco-based mppt circuit for low-voltage energy harvesters," in *2017 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)*, July 2017, pp. 580–584.
- [13] S. Abdelaziz, A. Emira, A. Radwan, A. Mohieldin, and A. Soliman, "A low start up voltage charge pump for thermoelectric energy scavenging," *2011 IEEE International Symposium on Industrial Electronics (ISIE)*, pp. 71–75, 2011.
- [14] Y.-K. Chang, C.-S. Wang, and C.-K. Wang, "A 8-bit 500-ks/s low power sar adc for bio-medical applications," *IEEE Asian Solid-State Circuits Conference (ASSCC'07)*, pp. 228–231, 2007.
- [15] F. B. Mooziraji and O. Shoaie, "A high power efficient multi-waveform current stimulator used in implantable neural stimulation," *Analog Integrated Circuits and Signal Processing*, vol. 86, no. 3, pp. 459–469, 2016.
- [16] Y. Tsividis and C. McAndrew, *Operation and Modeling of the MOS Transistor*. Oxford Univ. Press, 2011.
- [17] M. H. Maghami, A. M. Sodagar, and M. Sawan, "Biphasic, energy-efficient, current-controlled stimulation back-end for retinal visual prosthesis," *2014 IEEE International Symposium on Circuits and Systems (ISCAS)*, pp. 241–244, 2014.
- [18] S. K. Arfin and R. Sarpeshkar, "An energy-efficient, adiabatic electrode stimulator with inductive energy recycling and feedback current regulation," *IEEE transactions on biomedical circuits and systems*, vol. 6, no. 1, pp. 1–14, 2012.